

Do	oc. Number:
	Tentative Specification
	Preliminary Specification
	Approval Specification

MODEL NO.: N140HCA SUFFIX: EAB DPN: X3KG3 Rev.:C1

Customer: Dell

APPROVED BY

SIGNATURE

Name / Title

Note

Please return 1 copy for your confirmation with your

Approved By	Checked By	Prepared By
吳柏勳	許君逑	劉盈靨

signature and comments.



## **CONTENTS**

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE.	
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2 INTERFACE CONNECTIONS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	14
4.4.1 ELECTRICAL SPECIFICATIONS	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	20
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	24
7. PACKING	25
7.1 MODULE LABEL	25
7.2 DELL Carton Label	27
7.3 CARTON	
7.4 PALLET	
7.5 UN-PACKAGING METHOD	
8. PRECAUTIONS	
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN GUIDANCEAppendix. LCD MODULE HANDLING MANUAL	
Appendix. LCD MODULE HANDLING MANUAL	43



#### **REVISION HISTORY**

Version	Date	Page	Description
3.0	Sep.4, 2018	All	Approval Spec Ver.3.0 was first issued.
			•



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N140HCA-EAB is a 14.0" (14.0" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note	
Screen Size	14.0" diagonal	inch		
Driver Element	a-si TFT active matrix	-	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	-	
Pixel Pitch	0.1611 (H) x 0.1611 (V)	mm	-	
Pixel Arrangement	RGB vertical stripe	-	-	
Display Colors	262,144	color	-	
Transmissive Mode	Normally Black	=	-	
Surface Treatment	Hard coating (3H), Anti-Glare	-	-	
Luminance, White	220	Cd/m2		
Power Consumption	Power Consumption Total 2.848W(Max.) @cell 0.736W(Max.), BL 2.112W(Max.)			

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2$  °C, whereas **Black** pattern is displayed.




#### 2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Glass	Thickness		0.4		mm	
Polarizer	Thickness		0.135		mm	
	Horizontal (H)	319.9	320.4	320.9	mm	
	Vertical (V) with Bracket	199.6	200.1	200.6	mm	
Module Size	Vertical (V) with PCB	204.59	205.09	205.59	mm	(1) (2)
Module Size	Thickness (T) w/o conductive tape	-	2.8	3.0	mm	(3)
	Thickness (T) with conductive tape	-	3.0	3.2	mm	
Bezel Area	Horizontal	312.01	312.31	312.61	mm	
Dezei Area	Vertical	176.79	176.99	177.19	mm	
Active Area	Horizontal	309.21	309.31	309.41	mm	
Active Area	Vertical	173.89	173.99	174.09	mm	
W	eight	-	260	270	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.

Note (3) Panel thickness is measured with calipers clamping mylar or tape tightly



#### 2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-76

User's connector Part No: IPEX-20453-030T-01




#### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Symbol	Min.	Max.	Unit	Note	
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
  - (b) Wet-bulb temperature should be 39 °C Max. (Ta < 40 °C).
  - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.





#### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE


Item	Symbol	Value		Unit	Note	
item	Cymbol	Min.	Max.	Offic	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".



#### 4. ELECTRICAL SPECIFICATIONS

#### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2 INTERFACE CONNECTIONS


#### PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	CABC_EN	CABC Enable Input	
2	H_GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	H_GND	High Speed Ground	
6	Lane0_N	Complement Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	H_GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	LCD logic and driver power	
13	VCCS	LCD logic and driver power	
14	BIST	Panel Built In Self Test Enable	
15	GND	LCD logic and driver ground	
16	GND	LCD logic and driver ground	
17	HPD	HPD signal pin	
18	BL_GND	Backlight ground	
19	BL_GND	Backlight ground	
20	BL_GND	Backlight ground	
21	BL_GND	Backlight ground	
22	LED_EN	Backlight on /off	
23	LED_PWM	System PWM signal input for dimming	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	



26	LED_VCCS	Backlight power	(Support 5.0 ~ 21V)
27	LED_VCCS	Backlight power	(Support 5.0 ~ 21V)
28	LED_VCCS	Backlight power	(Support 5.0 ~ 21V)
29	LED_VCCS	Backlight power	(Support 5.0 ~ 21V)
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



РСВА

Note (2) The setting of CABC and BIST function are as follows.

Pin	Enable	Disable
CABC_EN	Hi	Lo or Open
BIST_EN	Hi	Lo or Open

Hi = High level, Lo = Low level.



#### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note	
		Syllibol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)	
HPD	High Le	evel		2.25	-	2.75	V	(6)
INPU	Low Lev	vel		0	-	0.4	V	(6)
HPD Impedance			$R_{HPD}$	30K			ohm	(5)
Ripple Voltage			$V_{RP}$	-	-	100-	mV	(1)
CABC_EN Input	High Level		V <sub>IHCABC</sub>	2.3	-	3.6	V	(5)
Voltage	Low Level		$V_{ILCABC}$	0	-	0.5	V	(5)
CABC_EN Impeda	nce		R <sub>CABC_EN</sub>	30K	-	-	ohm	(5)
Inrush Current			I <sub>RUSH</sub>	-		1.5	Α	(1),(2)
Mosaic Mosaic		Mosaic	loo		201	224	mA	(3)a
Power Supply Curre	В	Black	lcc		195	223	mA	(3)
Power per EBL WG			P <sub>EBL</sub>		1.314	-	W	(4)

Note (1) The ambient temperature is Ta =  $25 \pm 2$  °C.

Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising


 $I_{\text{IS}}$ : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: Black.






#### VCCS rising time is 0.5ms



- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta =  $25 \pm 2$  °C, DC Current and  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.
  - a. Mosaic Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
  - (a) VCCS = 3.3 V, Ta =  $25 \pm 2 ^{\circ}\text{C}$ ,  $f_v = 60 \text{ Hz}$ ,
  - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
  - (c) Luminance: 60 nits
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (6) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action




#### 4.3.2 LED CONVERTER SPECIFICATION

Parameter		Symbol	Value			Unit	Note
		Cymbol	Min.	Тур.	Max.	Offic	Note
Converter Input Pow	ver Supply Voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	rrent	ILED <sub>RUSH</sub>	-	-	1.5	A	(1)
LED_EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance		R <sub>LED_EN</sub>	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
Pyvivi Control Level	PWM Low Level		0		0.6	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K	7-)	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f <sub>PWM</sub>	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	140	166	176	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,


ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta =  $25 \pm 2$  °C,  $f_{PWM}$  = 200 Hz, Duty=100%.





#### VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f<sub>PWM</sub> should be in the range

$$(N+0.33)*f \le f_{PWM} \le (N+0.66)*f$$
 $N: Integer (N \ge 3)$ 
 $f: Frame rate$ 

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.




#### 4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Devemeter	Cumphal		Value		l lmit	Nata
Parameter	Symbol	Min.	Min. Typ. Max.		Unit	Note
LED Light Bar Power Supply Voltage	VL	28.6	31.35	33.0	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	lL		54.3		mA	(2)
Power Consumption	PL		1.702	1.792	W	(3)
LED Life Time	$L_BL$	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  °C and I<sub>L</sub> = 18.1 mA(Per EA) until the brightness becomes  $\leq 50\%$  of its original value.




#### 4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


#### 4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C\_Aux\_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C\_ML\_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1



#### 4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Black	B1 B0 0 0 0 0 0 0 1 1 1 1 1 1
Black	0 0 0 0 0 0 1 1 1 1
Red   1   1   1   1   1   0   0   0   0   0	0 0 0 0 1 1 1 1
Green   0   0   0   0   0   0   1   1   1   1	0 0 1 1 1 1
Basic Blue 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1	1 1 1 1
	1 1
Colors   Cyon	
	1   1
Magenta   1   1   1   1   1   0   0   0   0   0	
Yellow   1   1   1   1   1   1   1   1   1	0 0
White 1   1   1   1   1   1   1   1   1   1	1 1
Red(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Red(1)   0   0   0   0   1   0   0   0   0   0	0 0
Gray   Red(2)   0   0   0   0   1   0   0   0   0   0	0 0
Scale   :   :   :   :   :   :   :   :   :	: :
Of : : : : : : : : : : : : : : : : : : :	: :
Red Red(61)   1   1   1   0   1   0   0   0   0   0	0 0
Red(62)   1   1   1   1   0   0   0   0   0   0	0 0
Red(63) 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0	0 0
Green(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Green(1)   0   0   0   0   0   0   0   0   0	0 0
Gray   Green(2)   0   0   0   0   0   0   0   0   0	0 0
Scale   :   :   :   :   :   :   :   :   :	: :
Of : : : : : : : : : : : : : : : : : : :	: :
Green Green(61) 0 0 0 0 0 1 1 1 1 0 1 0 0 0 0	0 0
Green(62)   0   0   0   0   0   1   1   1   1   0   0	0 0
Green(63) 0 0 0 0 0 1 1 1 1 1 0 0 0 0	0 0
Blue(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Blue(1)   0   0   0   0   0   0   0   0   0	0   1
Gray   Blue(2)   0   0   0   0   0   0   0   0   0	1 0
Scale   :   :   :   :   :   :   :   :   :	: :
Of : : : : : : : : : : : : : : : : : : :	: :
Blue Blue(61) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1	0   1
Blue(62)   0   0   0   0   0   0   0   0   0	1 0
Blue(63)   0   0   0   0   0   0   0   0   0	1   1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh Rate 60Hz


Signa I	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.08	152.84	153.6	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
	Horizontal Total Time	TH	2230	2250	2270	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

#### Refresh rate 48Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	121.66	122.27	122.88	MHz	(1)
	Vertical Total Time	TV	1128	1132	1136	TH	(1)
	Vertical Active Display Period	TVD	1080	1080	1080	TH	(1)
DE	Vertical Active Blanking Period		TV-TVD	52	TV-TVD	TH	(1)
DE	Horizontal Total Time	TH	2230	2250	2270	Tc	(1)
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	(1)
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	(1)


Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.

#### **INPUT SIGNAL TIMING DIAGRAM**





#### 4.6 POWER ON/OFF SEQUENCE





#### **Timing Specifications**

Parameter	Description	Reqd.	Val		Unit	Notes
t1	Power rail rise time, 10% to 90%	By Source	Min 0.5	Max 10	ms	
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	)-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-



t12	VCCS Power off time	Source	500	=	ms	-
t <sub>A</sub>	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
$t_D$	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	0		ms	<u>-</u>
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on. Before LCD\_VCCS and LED\_VCCS are ready, it is recommended to pull down the backlight control signals
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.



#### 5. OPTICAL CHARACTERISTICS

#### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V <sub>CC</sub>	3.3	V				
Input Signal	According to typical v	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	Ι <sub>L</sub>	54.3	mA				


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR	R		700	-	-	(2), (5),(7)
Bosponso Timo		$T_R$		-	14	16	ms	(2) (7)
Response Time	<del>;</del>	T <sub>F</sub>		-	11	14	ms	(3),(7)
Average Lumina	ance of White	Lave		187	220	-	cd/m <sup>2</sup>	(4), (6),(7)
	Red	Rx			0.590		-	
	Reu	Ry	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.350		-	
	Green	Gx	Viewing Normal Angle	Typ – 0.03	0.330			
Color	Green	Gy			0.555	Typ + 0.03	-	(1),(7)
Color Chromaticity	Blue	Вх			0.153		-	
Chilomaticity		Ву			0.119			
	White	Wx		0.313			-	
		Wy			0.329		-	
	Color Gamut	C.G.		42	45	-		(8)
	Horizontal	$\theta_{x}$ +		80	89			
Viewing Angle	Tionzontai	$\theta_{x}$ -	CR≥10	80	89	-	Deg.	(1),(5),
viewing Angle	Vertical	$\theta_{Y}$ +	UR≥10	80	89	-	Deg.	(7)
	vertical	$\theta_{Y}$ -		80	89	-		
White Variation	of 5 and 13	$\delta W_{5p}$	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	90	-	%	(5),(6)
Points		δW <sub>13p</sub>	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$	65	75	-	%	(7)



Note (1) Definition of Viewing Angle  $(\theta x, \theta y)$ :



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time  $(T_R, T_F)$ :



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points


$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)




#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 63 at 5 points / 13 points  $\delta W_{5p} = \{ \text{Minimum [L (1)} \sim \text{L (5)] / Maximum [L (1)} \sim \text{L (5)]} \}^* 100\% \\ \delta W_{13p} = \{ \text{Minimum [L (1)} \sim \text{L (13)] / Maximum [L (1)} \sim \text{L (13)]} \}^* 100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.



Note (8) Definition of color gamut (C.G%):


C.G%= RGB/ R0G0B0,\*100%

R0, G0, B0: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

R0 G0 B0 : area of triangle defined by R0, G0, B0

R G B: area of triangle defined by R, G, B





#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	( ) ( )
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 $\Omega$ , 1sec/cycle Condition 1 : Contact Discharge, $\pm 8$ KV Condition 2 : Air Discharge, $\pm 15$ KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N140HCA-EAB
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019


Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.
- (e) UL Logo: XXXX is UL factory ID.



- (f) Dell 2D label contains information as below:
  - (f-1) Serial ID: CN-0<u>SSSSS-XXXXX-YMD-XXXX-ZZZ</u>



(f-1-1) Corresponding LCM Fab code XXXXX is as below

-INT00: J001&J003 Tainan

-INN00: Ningbo F2, No.6, YangZiJiang South Road, Ningbo Export Processing Zone,

-INZ00: Ningbo F3&F4, No.9, YangZiJiang North Road, Ningbo Bonded Zone,

(f-2) Production location: Made in XXXX.


(f-3) ZZZ:Revision code: X00, X10, X20, A00..etc.



BUILD PHASE	REVISION
SST (WS)	X00, X01, X02, X09
PT (ES)	X10, X11, X12, X19
ST (CS)	X20, X21, X23, X29
XB (MP)	A00, A01, A02, A99

#### 7.2 DELL Carton Label

Dell carton label contains information as below:



- (a) PKG ID: 04688-XXXXX-YMD-XXXXXX-0SSSSS-ZZ
  - Dell P/N
    Serial numbers.
    Production Year, Month, Date
    INX LCM Fab Code
- (b) Production location: Made in XXXX.
- (c) Revision code: X00, X10, X20, A00..etc.
- (d) BOX Quantity: ZZ
- (e) DILoc ID&Mfg ID XXXXX INX LCM Fab Code
  - (e-1) Corresponding LCM Fab code XXXXX is as below
    - -INT00: J001&J003 Tainan
    - -IN200: Ningbo, No.16, YangZi River North Rd., Ningbo Export Processing Zone
    - -INN00: Ningbo F2, No.6, YangZiJiang South Road, Ningbo Export Processing Zone,
    - -INZ00: Ningbo F3&F4, No.9, YangZiJiang North Road, Ningbo Bonded Zone,



#### 7.3 CARTON




Figure. 7-1 Packing method



#### 7.4 PALLET




Figure. 7-2 Packing method



#### 7.5 UN-PACKAGING METHOD




Figure. 7-3 Un-packing method



#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### **8.2 STORAGE PRECAUTIONS**

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



#### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	ried Name and Comments	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	ID system manufacturer name ("CMN")	0D	00001101
9	9	ID system manufacturer name	AE	10101110
10	0A	ID system Product Code (LSB)	C9	11001001
11	0B	ID system Product Code (MSB)	14	00010100
12	0C	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
13	0D	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
14	0E	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
15	0F	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
16	10	Week of manufacture (fixed week code)	16	00010110
17	11	Year of manufacture (fixed year code)	1C	00011100
18	12	Version=1	01	0000001
19	13	Revision=4	04	00000100
20	14	Vedio Input Definition	95	10010101
21	15	Active area horizontal ("30.9312cm")	1F	00011111
22	16	Active area vertical ("17.3988cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	28	00101000
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	65	01100101
27	1B	Rx=0.59	97	10010111
28	1C	Ry=0.35	59	01011001
29	1D	Gx=0.33	54	01010100
30	1E	Gy=0.555	8E	10001110
31	1F	Bx=0.153	27	00100111
32	20	By=0.119	1E	00011110
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	No manufacturer's specific timing	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001




40	2.4		04	0000004
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	10110100
55	37	# 1 Pixel clock (hex LSB first)	3B	00111011
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("330")	4A	01001010
58	3A	# 1 H active : H blank	71	01110001
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("52")	34	00110100
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("80")	50	01010000
63	3F	# 1 H sync pulse width ("60")	3C	00111100
64	40	# 1 V sync offset : V sync pulse width ("6 : 8")	68	01101000
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("309 mm")	35	00110101
67	43	# 1 V image size ("173 mm")	AD	10101101
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")  Non-interlaced, Normal Display, Digital separate, Positive Hsync,	00	00000000
71	47	Negative Vsync	1A	00011010
72	48	Detailed timing description # 2 Pixel clock ("122.26MHz")	C2	11000010
73	49	# 2 Pixel clock (hex LSB first)	2F	00101111
74	4A	# 2 H active ("1920")	80	10000000
75	4B	# 2 H blank ("330")	4A	01001010
76	4C	# 2 H active : H blank	71	01110001
77	4D	# 2 V active ("1080")	38	00111000
78	4E	# 2 V blank ("52")	34	00110100
79	4F	# 2 V active : V blank	40	01000000
80	50	# 2 H sync offset ("80")	50	01010000
81	51	# 2 H sync pulse width ("60")	3C	00111100
82	52	# 2 V sync offset : V sync pulse width ("6 : 8")	68	01101000
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
84	54	# 2 H image size ("309 mm")	35	00110101
85	55	# 2 V image size ("173 mm")	AD	10101101
86	56	# 2 H image size : V image size	10	00010000
87	57	# 2 H boarder ("0")	00	00000000




88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync,	1A	00011010
90	5A	Negative Vsync Flag	00	00000000
91	5B	Flag	00	00000000
92	5C	Flag	00	00000000
93	5D	Data Type Tag: Alphanumeric Data String (ASCII)	FE	11111110
94	5E	Flag	00	00000000
95	5F	Dell P/N 1st Character "X"	58	01011000
96	60	Dell P/N 2nd Character "3"	33	00110011
97	61	Dell P/N 3rd Character "K"	4B	01001011
98	62	Dell P/N 4th Character "G"	47	01000111
99	63	Dell P/N 5th Character "3"	33	00110011
100	64	EDID Revision	80	10000000
101	65	Manufacturer P/N "1"	31	00110001
102	66	Manufacturer P/N "4"	34	00110100
103	67	Manufacturer P/N "0"	30	00110000
104	68	Manufacturer P/N "H"	48	01001000
105	69	Manufacturer P/N "C"	43	01000011
106	6A	Manufacturer P/N "A"	41	01000001
107	6B	New line character indicates end of ASCII string	0A	00001010
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data Type Tag: Manufacturer Specified Data 00	00	00000000
112	70	Flag	00	00000000
113	71	Color Management	00	00000000
114	72	Panel Type and Revision	41	01000001
115	73	Frame Rate	31	00110001
116	74	Light Controller Interface and Maximum Luminance	96	10010110
117	75	Front Surface / Polarizer and Pixel Structure	00	00000000
118	76	Multi-Media Features	10	00010000
119	77	Multi-Media Features	00	00000000
120	78	Special Features	00	00000000
121	79	Special Features	0A	00001010
122	7A	Special Features	01	0000001
123	7B	New line character indicates end of ASCII string	0A	00001010
124	7C	Padding with "Blank" character	20	00100000
125	7D	Padding with "Blank" character	20	00100000
126	7E	No extension	00	00000000
127	7F	Checksum	4C	01001100





#### Appendix. OUTLINE DRAWING














1. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT,
NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENIAS, CAMERA, MLAN, WAN OR
FOREION GELECTS OVER FPC/COT, T-COM AND VR LOCATION IN.
2. LVDS/EDP CONNECTOR IS MEASURED AT PINI AND ITS MATING LINE.
MODILE JA MANESS SPEC (AS PINN) MAY GEOFF WHILE BE MODIFED AFTER DIVI CHECK




Note. Dimensions measuring instruments as below,


1. Length/ Width/Thickness: Caliper

2. Height : Height gauge3. Flatness : Feeler gauge


#### Appendix. SYSTEM COVER DESIGN GUIDANCE








































#### Appendix. LCD MODULE HANDLING MANUAL









3. Do and Don't


#### Do:

- Handle with both hands.
- Handle panel at left and right edge.



#### Don't:

Lifting with one hand.



Handle at PCBA side.



### Don't:

Stack panels.



- Press panel.



### Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel





#### Don't:

 Paste any material unto white reflector sheet



## Don't:

 Pull / Push white reflector sheet



### Don't:

Hold at panel corner.



## Don't:

- Twist panel.





#### Do:

 Hold panel at top edge while inserting connector.



### Don't:

 Press white reflector sheet while inserting connector.



#### Do:

 Remove panel protector film starts from side tape.



## Don't:

 Remove panel protector film from film corner directly before side tape is removed.





## Don't:

- Touch or Press PCBA Area.



